PEST AVAILABLE COPY

RECEIVED CENTRAL FAX CENTER

Docket No. 740756-2255 Serial No. 09/774,888 Page 2

NOV 2 2 2006

IN THE CLAIMS:

1. (Currently Amended) A nonvolatile memory semiconductor device comprising[[:]]

a memory cell array including a plurality of memory cells being formed in a matrix; wherein at least one of the memory cells comprises:

a memory thin-film transistor; and

a-switching thin-film transistor,

wherein said a memory thin film transistor comprises comprising:

a first semiconductor active layer comprising a channel forming region, over an insulating surface;

a layer adjacent to the first semiconductor active layer with a first insulating film therebetween; and

a control gate electrode adjacent to the fleating gate layer with a second insulating film therebetween.

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island,

wherein a first thickness of the first semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer of the switching thin film transistor,

wherein the layer adjacent to the first semiconductor active layer traps electrons, wherein the control gate is a laminate film comprising a first film[[,]] and a second film and a third film,

wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and wherein the first film and the second film comprises an inert element wherein the third film comprises tungsten nitride.

2-76. (Canceled)

77. (Currently Amended) A semiconductor device comprising[[:]]

a non-volatile memory over the substrate;

a pixel portion over the substrate;

a source wiring driver circuit for driving the pixel portion over the substrate;

a gate wiring driver circuit for driving the pixel portion over the substrate; and a correction circuit over the substrate,

wherein the non-volatile memory comprises a plurality of memory cells, wherein at least one of the memory cells comprises:

a memory thin film transistor; and

a switching thin film transistor,

wherein said a memory thin film transistor comprises comprising:

a first semiconductor active layer comprising a channel forming region over an insulating surface;

a layer <u>floating gate electrode</u> adjacent to the first semiconductor active layer with a first insulating film therebetween;

a control gate electrode adjacent to the floating gate electrode with a second insulating film therebetween,

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and
a gate electrode adjacent to the second semiconductor active layer with a gate
insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island,

wherein the layer adjacent to the first semiconductor active layer traps electrons, wherein the control gate is a laminate film comprising a first film[[,]] and a second film and a third film,

wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and

wherein the first film and the second film comprises an inert element wherein the third film comprises tungsten nitride.

78. (Currently Amended) A semiconductor device comprising:

- a substrate having an insulating surface;
- a non-volatile memory over the substrate;
- a pixel portion;
- a source wiring driver circuit for driving the pixel portion over the substrate;
- a gate wiring driver circuit for driving the pixel portion over the substrate; and
- a memory controller circuit over the substrate for controlling the non-volatile memory

eireuit,

wherein the non-volatile memory comprises a plurality of memory cells, wherein at least one of the memory cells comprises:

a memory thin film transistor; and a switching thin film transistor;

wherein said a memory thin film transistor comprises comprising:

- a first semiconductor active layer comprising a channel forming region_over [[an]] the insulating surface;
- a layer adjacent to the first semiconductor active layer with a first insulating film therebetween; and
- a control gate electrode adjacent to the floating gate electrode layer with a second insulating film therebetween,

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and
a gate electrode adjacent to the second semiconductor active layer with a gate
insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island;

wherein the layer adjacent to the first semiconductor active layer traps electrons, wherein the control gate is a laminate film comprising a first film[[,]] and a second film and a third film,

wherein the first film comprises tantalum nitride,
wherein the second film comprises tungsten, and
wherein the first film and the second film comprises an inert element
wherein the third film comprises tungsten nitride.

- 79. (Currently Amended) A semiconductor device comprising[[:]] a substrate;
- a non-volatile memory ever the substrate;
- a pixel portion over the substrate;
- a source wiring driver circuit for driving the pixel portion over the substrate;
- a gate wiring driver circuit for driving the pixel portion over the substrate; and
- a correction circuit over the substrate,
- wherein the non-volatile-memory comprises comprising:
- an X-address decoder.
- a Y-address decoder:
- n first signal lines electrically connected to the X-address decoder, m second signal lines electrically connected to the Y-address decoder; m third signal lines electrically connected to the Y-address decoder; and a plurality of memory cells,
- wherein at least one of the memory cells comprises:
 - a memory thin film transistor; and a switching thin film transistor;

wherein said n x m memory thin film transistor transistors arranged in a matrix, each of which comprises:

- a first semiconductor active layer over an insulating surface, comprising a channel forming region, a source region electrically connected to corresponding one of the m second signal lines, and a drain region electrically connected to corresponding one of the m third signal lines over an insulating surface;
- a layer adjacent to the first semiconductor active layer with a first insulating film therebetween; and
 - a control gate electrode electrically connected to corresponding one of the n first signal

lines, adjacent to the floating gate electrode layer with a second insulating film therebetween, wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island,

wherein a first thickness of the first semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer of the switching thin film transistor,

wherein n and m are natural numbers,

wherein the layer adjacent to the first semiconductor active layer traps electrons, wherein the control gate is a laminate film comprising a first film[[,]] and a second film and a third film;

wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and wherein the first film and the second film comprises an inert element wherein the third film comprises tungsten nitride.

(Currently Amended) A semiconductor device comprising[[:]] 80. a substrate;

a non-volatile memory over the substrate;

a pixel portion;

a source wiring driver circuit for driving the pixel portion over the substrate; a gate wiring driver circuit for driving the pixel pertion over the substrate; and a memory-controller-circuit over the substrate for controlling the non-volatile memory

oircust,

wherein the non-volatile memory comprises comprising:

an X-address decoder:

a Y-address decoder;

n first signal lines electrically connected to the X-address decoder;

m second signal lines electrically connected to the Y-address decoder; m third signal lines electrically connected to the Y-address decoder; and a plurality of memory cells,

wherein at least one of the memory cells comprises:

a memory thin film transistor; and

a switching thin film transistor,

wherein said n x m memory thin film transistor transistors arranged in a matrix, each of which comprises:

a first semiconductor active layer over an insulating surface, comprising a channel forming region, a source region electrically connected to corresponding one of the m second signal lines, and a drain region electrically connected to corresponding one of the m third signal lines over an insulating surface;

a floating gate electrode adjacent to the first semiconductor active layer with a first insulating film therebetween; and

a control gate electrode electrically connected to corresponding one of the n first signal lines, adjacent to the floating gate electrode with a second insulating film therebetween,

wherein said switching thin film transister comprises:

a second semiconductor active layer over the insulating surface; and a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island.

wherein a first thickness of the first semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer of the switching thin film transistor,

wherein the layer adjacent to the first semiconductor active layer traps electrons, wherein n and m are natural numbers.

wherein the control gate is a laminate film comprising a first film[[,]] and a second film and a third film,

wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and

wherein the first film and the second film comprises an inert element wherein the third film comprises tungsten miride.

- 81. (Currently Amended) A semiconductor device according to claim 77, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal an oxide film of the floating gate electrode.
- 82. (Currently Amended) A semiconductor device according to claim 78, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal an oxide film of the floating gate electrode.
- 83. (Currently Amended) A semiconductor device according to claim 79, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal an oxide film of the floating gate electrode.
- 84. (Currently Amended) A semiconductor device according to claim 80, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal an oxide film of the floating gate electrode.

85-86. (Canceled)

- 87. (Previously Presented) A semiconductor device according to claim 77, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.
 - 88. (Previously Presented) A semiconductor device according to claim 78, wherein the semiconductor device is one selected from the group consisting of a liquid

crystal display device and an EL display device.

- 89. (Previously Presented) A semiconductor device according to claim 79, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.
- 90. (Previously Presented) A semiconductor device according to claim 80, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.

91-92. (Canceled)

- 93. (Previously Presented) A semiconductor device according to claim 77, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.
- 94. (Previously Presented) A semiconductor device according to claim 78, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.
- 95. (Previously Presented) A semiconductor device according to claim 79, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.
- 96. (Previously Presented) A semiconductor device according to claim 80, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.

97. (Currently Amended) A nonvolatile memory semiconductor device according to claim 1, wherein the first and the second semiconductor active layers contain amorphous silicon germanium

wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.

98. (Currently Amended) A semiconductor device according to claim 77, wherein the first and the second semiconductor active layers contain amorphous silicon germanium

wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inext element.

99. (Currently Amended) A semiconductor device according to claim 78, wherein the first and the second semiconductor active layers contain amorphous silicon germanium

wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.

100. (Currently Amended) A semiconductor device according to claim 79, wherein the first and the second semiconductor active layers contain amorphous silicon germanium

wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.

101. (Currently Amended) A semiconductor device according to claim 80, wherein the first and the second semiconductor active layers contain amorphous silicon germanium

wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.

102. (Currently Amended) A nonvolatile memory semiconductor device according to claim 1, the layer adjacent to the first semiconductor active layer comprises one of tantalum and tantalum alloy, and

wherein the second insulating film comprises a thermal an oxide film of the floating gate electrode.

103. (Currently Amended) A nonvolatile memory semiconductor device according to claim 1, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.

104. (Canceled)

- 105. (Currently Amended) A semiconductor device according to claim 78, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.
- 106. (Currently Amended) A semiconductor device according to claim 79, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.

107. (Canceled)

- 108. (New) A semiconductor device according to claim 1, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.
- 109. (New) A semiconductor device according to claim 1, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.

- 110. (New) A semiconductor device according to claim 1, wherein the inert element is xenon.
- 111. (New) A semiconductor device according to claim 77, wherein the inert element is xenon.
- 112. (New) A semiconductor device according to claim 78, wherein the inert element is xenon.
- 113. (New) A semiconductor device according to claim 79, wherein the inert element is xenon.
- 114. (New) A semiconductor device according to claim 80, wherein the inert element is xenon.
- 115. (New) A semiconductor device according to claim 77, wherein the floating gate comprises silicon to which one conductivity is imparted.
- 116. (New) A semiconductor device according to claim 80, wherein the floating gate comprises silicon to which one conductivity is imparted.
 - 117. (New) A semiconductor device according to claim 1, further comprising: a switching thin film transistor comprising:
 - a second semiconductor active layer over the insulating surface; and
- a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

118. (New) A semiconductor device according to claim 77, further comprising: a switching thin film transistor comprising:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

119. (New) A semiconductor device according to claim 78, wherein the non-volatile memory further comprises:

a switching thin film transistor comprising:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

120. (New) A semiconductor device according to claim 79,

wherein the non-volatile memory further comprises:

n x m switching thin film transistors, each of which comprising:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

121. (New) A semiconductor device according to claim 80, wherein the non-volatile memory further comprises:

n x m switching thin film transistors, each of which comprising:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

122. (New) A semiconductor device comprising a memory thin film transistor comprising:

a semiconductor active layer comprising a channel forming region;

a layer adjacent to the semiconductor active layer with a first insulating film therebetween; and

a control gate electrode adjacent to the layer with a second insulating film therebetween,

wherein the layer adjacent to the semiconductor active layer traps electrons, wherein the control gate is a laminate film comprising a first film and a second film, wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and wherein the first film and the second film comprises an inert element.

- 123. (New) A semiconductor device comprising a memory thin film transistor comprising:
 - a semiconductor active layer comprising a channel forming region;
- a floating gate electrode adjacent to the semiconductor active layer with a first insulating film therebetween;
 - a control gate electrode adjacent to the floating gate electrode with a second insulating

film therebetween,

wherein the control gate is a laminate film comprising a first film and a second film, wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and wherein the first film and the second film comprises an inert element.

124. (New) A semiconductor device comprising a non-volatile memory comprising:

an X-address decoder;

a Y-address decoder;

n first signal lines electrically connected to the X-address decoder; m second signal lines electrically connected to the Y-address decoder; m third signal lines electrically connected to the Y-address decoder; and n x m memory thin film transistors arranged in a matrix, each of which comprises:

a semiconductor active layer comprising a channel forming region, a source region electrically connected to corresponding one of the m second signal lines, and a drain region electrically connected to corresponding one of the m third signal lines;

a layer adjacent to the semiconductor active layer with a first insulating film therebetween; and

a control gate electrode electrically connected to corresponding one of the n first signal lines, adjacent to the layer with a second insulating film therebetween,

wherein n and m are natural numbers,

wherein the layer adjacent to the semiconductor active layer traps electrons, wherein the control gate is a laminate film comprising a first film and a second film, wherein the first film comprises tantalum nitride, wherein the second film comprises tungsten, and wherein the first film and the second film comprises an inert element.

125. (New) A semiconductor device comprising a non-volatile memory comprising:

an X-address decoder;

a Y-address decoder;

n first signal lines electrically connected to the X-address decoder;

m second signal lines electrically connected to the Y-address decoder;

m third signal lines electrically connected to the Y-address decoder; and

n x m memory thin film transistors arranged in a matrix, each of which comprises:

a semiconductor active layer comprising a channel forming region, a source region electrically connected to corresponding one of the m second signal lines, and a drain region electrically connected to corresponding one of the m third signal lines;

a floating gate electrode adjacent to the semiconductor active layer with a first insulating film therebetween; and

a control gate electrode electrically connected to corresponding one of the n first signal lines, adjacent to the floating gate electrode with a second insulating film therebetween,

wherein n and m are natural numbers,

wherein the control gate is a laminate film comprising a first film and a second film,

wherein the first film comprises tantalum nitride,

wherein the second film comprises tungsten, and

wherein the first film and the second film comprises an inert element.

- 126. (New) A semiconductor device according to claim 122, wherein the second insulating film comprises an oxide film.
- 127. (New) A semiconductor device according to claim 123, wherein the second insulating film comprises an oxide film.
- 128. (New) A semiconductor device according to claim 124, wherein the second insulating film comprises an oxide film.
- 129. (New) A semiconductor device according to claim 125, wherein the second insulating film comprises an oxide film.
 - 130. (New) A semiconductor device according to claim 122,

wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.

- 131. (New) A semiconductor device according to claim 123, wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.
- 132. (New) A semiconductor device according to claim 124, wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.
- 133. (New) A semiconductor device according to claim 125, wherein a laminate film further comprises a third film, and wherein the third film comprises tungsten nitride and an inert element.
- 134. (New) A semiconductor device according to claim 122, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.
- 135. (New) A semiconductor device according to claim 123, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.
- 136. (New) A semiconductor device according to claim 124, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.
- 137. (New) A semiconductor device according to claim 125, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.

10200797.)

- 138. (New) A semiconductor device according to claim 122, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.
- 139. (New) A semiconductor device according to claim 123, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.
- 140. (New) A semiconductor device according to claim 124,
 wherein the semiconductor device is one selected from the group consisting of a
 display, a video camera, a head-mounted type display, a DVD display, a goggle type display,
 a personal computer, a portable telephone, and a car audio.
- 141. (New) A semiconductor device according to claim 125,
 wherein the semiconductor device is one selected from the group consisting of a
 display, a video camera, a head-mounted type display, a DVD display, a goggle type display,
 a personal computer, a portable telephone, and a car audio.
- 142. (New) A semiconductor device according to claim 122, wherein the layer adjacent to the semiconductor active layer is an electrically conductive layer.
- 143. (New) A semiconductor device according to claim 124, wherein the layer adjacent to the semiconductor active layer is an electrically conductive layer.
- 144. (New) A semiconductor device according to claim 122, wherein the inert element is xenon.
- 145. (New) A semiconductor device according to claim 123, wherein the inert element is xenon.

- 146. (New) A semiconductor device according to claim 124, wherein the inert element is xenon.
- 147. (New) A semiconductor device according to claim 125, wherein the inert element is xenon.
- 148. (New) A semiconductor device according to claim 123, wherein the floating gate comprises silicon to which one conductivity is imparted.
- 149. (New) A semiconductor device according to claim 125, wherein the floating gate comprises silicon to which one conductivity is imparted.
 - 150. (New) A semiconductor device according to claim 122, further comprising: a switching thin film transistor comprising:
 - a second semiconductor active layer over the insulating surface; and
- a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

- 151. (New) A semiconductor device according to claim 123, further comprising: a switching thin film transistor comprising:
- a second semiconductor active layer over the insulating surface; and
- a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film

transistor is thinner than a second thickness of the second semiconductor active layer.

152. (New) A semiconductor device according to claim 124, wherein the non-volatile memory further comprises:

n x m switching thin film transistors, each of which comprising:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

153. (New) A semiconductor device according to claim 125, wherein the non-volatile memory further comprises:

n x m switching thin film transistors, each of which comprising:
a second semiconductor active layer over the insulating surface; and a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the semiconductor active layer of the memory thin film transistor and the second semiconductor active layer are in a common semiconductor island, and

wherein a first thickness of the semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.